| 000 |
|
01311nam0 2200277 450 |
| 001 |
|
1000313783 |
| 005 |
|
20250601145835.0 |
| 010 |
__ |
■a978-7-115-63584-6■dCNY79.80 |
| 100 |
__ |
■a20240911d2024 em y0chiy50 ea |
| 101 |
0_ |
■achi |
| 102 |
__ |
■aCN■b110000 |
| 105 |
__ |
■aak z 000yy |
| 106 |
__ |
■ar |
| 200 |
1_ |
■aVerilog HDL程序设计教程■d= Logic design tutorial using Verilog H+...... |
| 205 |
__ |
■a第2版 |
| 210 |
__ |
■a北京■c人民邮电出版社■d2024.9 |
| 215 |
__ |
■a294页■c图■d24cm |
| 510 |
1_ |
■aLogic design tutorial using Verilog HDL■zeng |
| 606 |
0_ |
■aVHDL语言■j教材■x程序设计■AVHDL yu yan |
| 690 |
__ |
■aTP312.8■v5 |
| 701 |
_0 |
■a王金明■4著■Awang jin ming |
| 701 |
_0 |
■a王婧菡■4著■Awang jing han |
| 801 |
|
■aCN■bGSXY■c20250601 |
| 905 |
|
■aGSXY■fTP312.8/W424=2■g1844438■g1844439■g1844440 |