| 000 |
|
01071nam0 2200289 450 |
| 010 |
__ |
■a7-89488-145-7■b光盘 |
| 010 |
__ |
■a7-115-15041-9■dCNY32.00 (含光盘) |
| 100 |
__ |
■a20060923d2006 em y0chiy0121 ea |
| 101 |
0_ |
■achi |
| 102 |
__ |
■aCN■b110000 |
| 105 |
__ |
■aa z 000yy |
| 106 |
__ |
■ar |
| 200 |
1_ |
■a设计与验证■eVerilog HDL■f吴继华, 王诚编著■AShe Ji Yu Yan Zheng |
| 210 |
__ |
■a北京■c人民邮电出版社■d2006.8 |
| 215 |
__ |
■a228页■c图■d26cm■e光盘1片 |
| 300 |
__ |
■a其他题名:Verilog HDL |
| 307 |
__ |
■a附光盘 ISBN 7-89488-145-7 |
| 517 |
1_ |
■aVerilog HDL■AVerilog HDL |
| 606 |
0_ |
■a硬件描述语言■xVHDL■x程序设计 |
| 690 |
__ |
■aTP312VH■v4 |
| 701 |
_0 |
■a王诚■4编著■AWang Cheng |
| 701 |
_0 |
■a吴继华■4编著■AWu Ji Hua |
| 801 |
_0 |
■aCN■bGSXY■c20080516 |
| 905 |
__ |
■aGSXY■fTP312VH/W419 |
| 906 |
__ |
■a0428106■a0428107■a0428108 |
| 999 |
__ |
■Mxh■m20080516 09:57:44 |